

ispLSI® 1048E


In-System Programmable High D nsity PLD

Features

- HIGH DENSITY PROGRAMMABLE LOGIC
- 8.000 PLD Gates
- 96 I/O Pins, Twelve Dedicated Inputs
- 288 Registers
- High-Speed Global Interconnects
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- Functionally and Pin-out Compatible to ispLSI 1048C
- HIGH PERFORMANCE E²CMOS® TECHNOLOGY
- fmax = 125 MHz Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Eraseable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- IN-SYSTEM PROGRAMMABLE
- In-System Programmable (ISP™) 5V Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY.
 OF FIELD PROGRAMMABLE GATE ARRAYS
- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Four Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement

Optimized Global Routing Pool Provides Global Interconnectivity

Functional Block Diagram



Description


The ispLSI 1.048Eis a High Density Programmable Logic Device containing 288 Registers, 96 Universal I/O pins, 12 Dedicated Input pins, four Dedicated Clock Input pins, two dedicated Global OE input pins, and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1048E offers 5V non-volatile in-system programmability of the logic, as well as the interconnect to provide truly reconfigurable systems. A functional superset of the ispLSI 1048 architecture, the ispLSI 1048E device adds two new global output enable pins and two additional dedicated inputs.

The basic unit of logic on the ispLSI 1048E device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...F7 (see Figure 1). There are a total of 48 GLBs in the ispLSI 1048E device. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.



Functional Block Diagram

Figure 1. ispLSI 1048E Functional Block Diagram



The device also has 96 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. Each ispLSI 1048E device contains six Megablocks.

The GRP has, as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1048E device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (D0). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



Absolute Maximum Ratings 1

Supply Voltage V_{cc}. -0.5 to +7.0V

Input Voltage Applied -2.5 to V_{CC} +1.0V

Off-State Output Voltage Applied -2.5 to V_{CC} +1.0V

Storage Temperature-65 to 150°C

Case Temp. with Power Applied-55 to 125°C

Max. Junction Temp. (T_J) with Power Applied ... 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL		PARAMETER		MIN.	MAX.	UNITS
V cc	Cumbu Valtage	Commercial	T _A €0°C to + 70°C	4.75	5.25	V
	Supply Voltage	Industrial	TA €-40°C to + 85°C	4.5	5.5	V
V IL	Input Low Voltage	~ ({		0	0.8	V
V IH	Input High Voltage	(4)		2.0	V _{cc} +1	V

 $^{\checkmark}/^{\prime}$

Table 2-0005/1048E

Capacitance (T_a=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C ₁	Dedicated Input, I/O, Y1, Y2, Y3, Clock Capacitance	8	pf	V _{CC} = 5.0V, V _{PIN} = 2.0V
C ₂	Y0 Clock Capacitance	15	pf	V _{CC} = 5.0V, V _{PIN} = 2.0V

Table 2-0006/1048E

Data Retention Specifications

PAŖĀŅĒŢĒR	MINIMUM	MAXIMUM	UNITS
Data Retention	20	<u> </u>	Years
Erase/Reprogrâm Cýcles	10000	-	Cycles

Table 2-0008/1048E


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time	≤ 3 ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure 2

3-state levels are measured 0.5V from steady-state active level.

Table 2-0003/1048E

Figure 2. Test Load



Output Load Conditions (see Figure 2)

	TEST CONDITION	R1	R2	CL
Α		470Ω	390Ω	35pF
В	Active High	∞	390Ω	35pF
[_]	Active Low	470Ω	390Ω	35pF
С	Active High to Z at V _{OH} -0.5V	∞	390Ω	5pF
	Active Low to Z at V _{OL} +0.5V	470Ω	390Ω	5pF

*CL includes Test Fixture and Probe Capacitance.



Over Recommended Operating Conditions

SYMBOL	PARAMETER		IDITION	MIN.	TYP.3	MAX.	UNITS
V OL	Output Low Voltage	I _{OL} = 8 mA			_	0.4	٧
V OH	Output High Voltage	I _{OH} = -4 mA		2.4	_	-	٧
lıL	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}(Max.)$		_	_	-10	μА
Iн	Input or I/O High Leakage Current	3.5V ≤ V _{IN} ≤ V _{CC}		_	_	10	μΑ
IIL-isp	ispEN Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL}$		-	-	-150	μΑ
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$		_	_	-150	μА
los¹ <	Qutput Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$		-	-	-200	mA
Ice ²	Operating Power Supply Current	$V_{IL} = 0.0V, V_{IH} = 3.0V$	Commercial	_	175	-	mA
2/1/2		f _{CLOCK} = 1 MHz	Industrial	_	175	-	mA

- 1. One output at a time for a maximum duration of one second. V_{OUT} = 0.5V was selected to avoid test problems Table 2-0007/1048E by tester ground degradation. Characterized but not 100% tested.
- 2. Measured using twelve 16-bit counters.
- 3. Typical values are at V_{CC} = 5V and T_A = 25°C.
- Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I_{CC}.

External Timing Parameters

Over Recommended Operating Conditions

	TEST 4	#2	DESCRIPTION ¹	-1	25	-1	00	-9	00	UNITS
PARAMETER	COND.	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	-	7.5	-	10.0	_	10.0	ns
t pd2	Α	2	Data Propagation Delay, Worst Case Path	-	10.0	_	12.5		12.5	าร์
fmax (Int.)	Α	3	Clock Frequency with Internal Feedback 3	125.0	-	100.0	_	9ó´ə′	(9)	MHz
fmax (Ext.)	-	4	Clock Frequency with External Feedback $(\frac{1}{tsu2 + tco1})$	91.0	-	71.0	- 6	71.0)	ИНz
fmax (Tog.)	ı	5	Clock Frequency, Max. Toggle $\left(\frac{1}{twh + twl}\right)$	167.0	_	125.0	90	125.0	-	ИНz
t su1	1	6	GLB Reg. Setup Time before Clock,4 PT Bypass	5.5		6.5	XX	∕ 6.5	_	ns
tco1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass	_	4.5	1/2	6.5	-	6.5	ns
t h1	-	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	0.0	27	0.0	-	0.0	-	ns
t su2	1	9	GLB Reg. Setup Time before Clock	6.5/	.E.	7.5	_	7.5	_	ns
t co2	1	10	GLB Reg. Clock to Output Delay	74	5;5	-	7.5	-	7.5	ns
t h2	1	11	GLB Reg. Hold Time after Clock	ζ0 <u>:</u> 0⟩	~ _	0.0	-	0.0	_	ns
t r1	Α	12	Ext. Reset Pin to Output Delay	À	10.0	_	13.5	_	13.5	ns
trw1	1	13	Ext. Reset Pulse Duration	5.0	_	6.5	_	6.5	_	ns
t ptoeen	В	14	Input to Output Enable	-	12.0	_	15.0	_	15.0	ns
t ptoedis	С	15	Input to Output Disable	-	12.0	_	15.0	-	15.0	ns
t goeen	В	16	Global OE Output Enable	-	7.0	-	9.0	_	9.0	ns
t goedis	O	17	Global OE Output Disable	_	7.0	_	9.0	-	9.0	ns
t wh	-	18	External Synchronous Clock Pulse Duration, High	3.0	_	4.0	_	4.0	_	ns
twl		19	External Synchronous Clock Pulse Duration, Low	3.0	1	4.0	-	4.0	_	ns
tsu3	-	20	I/O Reg. Setup Time before Ext. Sync Clock (Y2, Y3)	3.0	-	3.5	_	4.0		ns
t h3	-	21	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	0.0	_	0.0	_	0.0	_	ns

Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
 Refer to Timing Model in this data sheet for further details.
 Standard 16-bit counter using GRP feedback.
 Reference Switching Test Conditions section.

Table 2-0030A/1048E



External Timing Parameters

Over Recommended Operating Conditions

DA SAMETES	TEST 4	#2	DESCRIPTION ¹	-7	70	-5	50	
PARAMETER	COND.	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
t pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	_	15.0	-	20.0	nŝ
t pd2	Α	2	Data Propagation Delay, Worst Case Path	_	18.5	- 6	24.5	>ns
f max (Int.)	Α	3	Clock Frequency with Internal Feedback ³	70.0		50 <u>:</u> 0	NJ?	MHz
fmax (Ext.)	_	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	56.0	- (42.0	>-	MHz
fmax (Tog.)	_	5	Clock Frequency, Max. Toggle $\left(\frac{1}{\text{twh + twl}}\right)$	100.0	(6)	77.0	-	MHz
t su1	ı	6	GLB Reg. Setup Time before Clock,4 PT Bypass	9.0	// \>	12.0	-	ns
t co1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass	-//	7/.0	-	9.5	ns
t h1	i	8	GLB Reg. Hold Time after Clock, 4 PT Bypass	<u>√</u> 0.0	_	0.0	_	ns
t su2	-	9	GLB Reg. Setup Time before Clock	۱11.0	_	14.5	_	ns
t co2	-	10	GLB Reg. Clock to Output Delay	_	9.0	1	12.0	ns
t h2	_	11	GLB Reg. Hold Time after Clock	0.0	_	0.0	_	ns
t r1	Α	12	Ext. Reset Pin to Output Delay	_	15.0	-	20.5	ns
t rw1		13	Ext. Reset Pulse Duration	10.0	_	13.0	_	ns
t ptoeen	В	14	Input to Output Enable	_	18.0	ı	24.0	ns
t ptoedis	С	15	Input to Output Disable	_	18.0	-	24.0	ns
t goeen	В	16	Global OE Output Enable	_	12.0	I	16.0	ns
t goedis	С	17	Global OE Output Disable	-	12.0	-	16.0	ns
t wh	-	18	External Synchronous Clock Pulse Duration, High	5.0	_	6.5	_	ns
twl	_	19	External Synchronous Clock Pulse Duration, Low	5.0	_	6.5	_	ns
t su3	_	20	I/O Reg. Setup Fime before Ext. Sync Clock (Y2, Y3)	4.0	_	6.5	_	ns
t h3		21	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	0.0	_	0.0	_	ns

Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
 Refer to Timing Model in this data sheet for further details.
 Standard 16-bit counter using GRP feedback.

Table 2-0030B/1048E

4. Reference Switching Test Conditions section.



Internal Timing Parameters 1

	#2		-1	25	-1	00	-4	90	
PARAMETER	#-	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs	1								(5)
tiobp	22	I/O Register Bypass	_	0.3	_	0.3	_	Ø.5 <i>⟨</i> ⟨ç	ns,
tiolat	23	I/O Latch Delay	-	1.9	_	2.3	- /	2.5	îns
t iosu	24	I/O Register Setup Time before Clock	3.0	-	3.5	-	4.0	J	ns
t ioh	25	I/O Register Hold Time after Clock	0.0	-	0.0	-^(-0.5	Ý -	ns
tioco	26	I/O Register Clock to Out Delay	_	4.6	_	⟨5́,0⟩	~	5.0	ns
tior	27	I/O Register Reset to Out Delay	-	4.6	70	5,0	-	5.0	ns
t din	28	Dedicated Input Delay	_	2.3 <	/-/	2.7	_	2.9	ns
GRP				n,	11				
t grp1	29	GRP Delay, 1 GLB Load	-//	7.8	> -	1.9	-	2.2	ns
t grp4	30	GRP Delay, 4 GLB Loads	4	2.0	-	2.4	_	2.4	ns
tgrp8	31	GRP Delay, 8 GLB Loads	(23)	2.3		2.6	_	2.7	ns
t grp16	32	GRP Delay, 16 GLB Loads	Ÿ	2.8	_	3.0	_	3.3	ns
t grp48	33	GRP Delay, 48 GLB Loads	-	4.9	_	5.4	_	5 .7	ns
GLB				-			•		·
t 4ptbpc	34	4 Product Term Bypass Path Delay (Combinatorial)	_	3.9	_	5.3	_	5 .4	ns
t 4ptbpr	35	4 Product Term Bypass Path Delay (Registered)	_	4.0	_	5.3	-	6.3	ns
t 1ptxor	36	1 Product Term/XOR Path Delay	_	3.6	_	4.6	_	6.5	ns
t 20ptxor	37	20 Product Term/XOR Path Delay		5.0	-	5.8	<u> </u>	6.5	ns
t xoradj	38	XOR Adjacent Path Delay	_	5.0	_	6.3	-	7.3	ns
t gbp	39	GLB Register Bypass Delay	_	0.4	_	1.0	-	0 .4	ns
t gsu	40	GLB Register Setup Time before Clock	0.1	_	0.5	_	0.1	_	ns
t gh	41	GLB Register Hold Time after Clock	4.5	-	5.3	-	6.4	-	ns
tgco	42	GLB Register Clock to Output Delay	_	2.3	_	2.5	_	2.0	ns
t gro	43	GLB Register Reset to Output Delay	_	4.9	_	6.2	_	6.3	ns
t ptre	44	GLB Product Term Reset to Register Delay	_	3.9	-	4.5	_	5.0	ns
t ptoe	45,	ĠĹŘ Product Term Output Enable to I/O Cell Delay	_	5.4	_	7.2	-	5 .7	ns
tptck	46	GĽB Product Term Clock Delay	2.9	4.0	3.5	4.7	4.0	5.2	ns
ORP (1)	V						•	•	
torp	47	ORP Delay	_	1.0	_	1.0	_	.0	ns
torôbp	48	ORP Bypass Delay	_	0.0	_	0.0	_	0.0	ns

Internal Timing Parameters are not tested and are for reference only.
 Refer to Timing Model in this data sheet for further details.

Table 2-0036A/1048E

^{3.} The XOR adjacent path can only be used by hard macros.

Internal Timing Parameters

	2		-7	70	-5		
PARAMETER	#2	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs						/	(%)
tiobp	22	I/O Register Bypass	_	0.6	_	0.7~	ns
t iolat	23	I/O Latch Delay	_	3.6	- /	1.7	ņs
tiosu	24	I/O Register Setup Time before Clock	4.1	-	6;5	(J)	ns
tioh	25	I/O Register Hold Time after Clock	-0.6	- (€0 :₹\	> -	ns
t ioco	26	I/O Register Clock to Out Delay	-	6.00		7.0	ns
tior	27	I/O Register Reset to Out Delay	-/~	₹6:0	2_	7.0	ns
t din	28	Dedicated Input Delay	_//	4.3	_	6.1	ns
GRP		<u> </u>		V			
t grp1	29	GRP Delay, 1 GLB Load	>	3.5	_	5 .1	ns
t grp4	30	GRP Delay, 4 GLB Loads	_	3.7	_	5.4	ns
t grp8	31	GRP Delay, 8 GLB Loads	_	4.1	-	5.8	ns
t grp16	32	GRP Delay, 16 GLB Loads	_	4.8	_	6.6	ns
t grp48	33	GRP Delay, 48 GLB Loads	-	7.5	-	9.8	ns
GLB		$_{\wedge}((\))$					
t 4ptbpc	34	4 Product Term Bypass Path Delay (Combinatorial)	-	8.5	- 1	0.7	ns
t 4ptbpr	35	4 Product Term Bypass Path Delay (Registered)	-	7.4	-	9.2	ns
t 1ptxor	36	1 Product Term/XOR Path Delay	_	8.4	- 1	0.5	ns
t 20ptxor	37	20 Product Term/XOR Path-Delay	_	8.4	- 1	0.5	ns
t xoradj	38	XOR Adjacent Path Delay 3	_	9.4	- 1	1.7	ns
t gbp	39	GLB Register Bypass Delay	-	1.6	-	2.2	ns
t gsu	40	GLB Register Setup Time before Clock	0.1	_	0.0	_	ns
t gh	41	GLB Register Hold गुंime after Clock	8.5	_	11.5	_	ns
t gco	42	GLB Register Clock to Output Delay	_	2.0	- :	3.0	ns
t gro	43	GLB Register Reset to Output Delay	_	6.3	_	7.3	ns
t ptre	44	GLB Rrodûct Term Reset to Register Delay	_	6.1	_	7.9	ns
t ptoe	45	GLB Product Term Output Enable to I/O Cell Delay	_	6.8	- 1	0.0	ns
t ptck	₹46 €	GLB Product Term Clock Delay	5.1	6.4	6.9	8.3	ns
ORP //_	1	>					
torp /	47	ORP Delay	_	2.0	- :	2.5	ns
torpbp)	48	ORP Bypass Delay	_	0.0	_	0.0	ns

Internal Timing Parameters are not tested and are for reference only.
 Refer to Timing Model in this data sheet for further details.

Table 2-0036B/1048E

^{3.} The XOR adjacent path can only be used by hard macros.



Internal Timing Parameters¹

			-1	25	-1	00	و۔	90	
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNITS
Outputs									Ca
t ob	49	Output Buffer Delay	_	1.3	_	2.0	_	1.7_	ins d
t sl	50	Output Slew Limited Delay Adder	-	10.0	-	10.0	- ;	2:0	ns
t oen	51	I/O Cell OE to Output Enabled	_	4.3	_	5.1	-7×(6.40	ns
todis	52	I/O Cell OE to Output Disabled	_	4.3	_	5.1	3/	6,4	ns
tgoe	53	Global OE	_	2.7	-	3.9	<i>ED</i>	2.6	ns
Clocks					/-	XX	<i>?</i>		
t gy0	54	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	0.9	0.9	ź:ų∖	2.0	2.8	2.8	ns
t gy1/2	55	Clock Delay, Y1 or Y2 to Global GLB Clock Line	0.9	0,9	2.0	2.0	2.8	2.8	ns
tgcp	56	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	\G1:\ <u>8\</u>	0.8	1.8	0.8	1.8	ns
tioy2/3	57	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	0.6	Ø.0 [~]	0.0	0.0	0.0	0.5	ns
tiocp	58	Clock Delay, Clock GLB to I/O Cell Global Clock Line <	0.8	√1.8	0.8	1.8	0.8	1.8	ns
Global Reset			D			•			
t gr	59	Global Reset to GLB and I/O Registers	· -	2.8	_	4.3	_	4.5	ns

1. Internal timing parameters are not tested and are for reference only.

Table 2-0037A/1048E

urther details.



Internal Timing Parameters¹


			-7	70	-50		
PARAMETER	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
Outputs							(C)
t ob	49	Output Buffer Delay	_	2.2	-	B.2 _~	ns 🗸
t sl	50	Output Slew Limited Delay Adder	-	12.0	- ;	2.0	ņs
t oen	51	I/O Cell OE to Output Enabled	_	6.9	7/	7.9)}	ns
todis	52	I/O Cell OE to Output Disabled	_	6.9	3	7.9	ns
tgoe	53	Global OE	_	5:12		8.1	ns
Clocks			10	7V.	7		
tgy0	54	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	2.8	2.8	3.3	3.3	ns
t gy1/2	55	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.8	2.8	3.3	3.3	ns
tgcp	56	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	1.8	0.8	1.8	ns
tioy2/3	57	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	0.1	0.6	0.0	0.7	ns
tiocp	58	Clock Delay, Clock GLB to I/O Cell Global Clock Line	0.8	1.8	0.8	1.8	ns
Global Reset							
t gr	59	Global Reset to GLB and I/O Registers	_	4.5	_	7.5	ns

1. Internal timing parameters are not tested and are for reference only.

Table 2-0037B/1048E

2. Refer to Timing Model in this data sheet for further details.

ispLSI 1048E Timing Model



Derivations of tsu, th and tco from the Product Term Clock

tsu = Logic + Reg su - Clock (min)
=
$$(tiobp + tgrp4 + t20ptxor) + (tgsu) - (tiobp + tgrp4 + tptck(min))$$


= $(\#22 + \#30 + \#37) + (\#40) - (\#22 + \#30 + \#46)$
2.2 ns = $(0.3 + 2.0 + 5.0) + (0.1) - (0.3 + 2.0 + 2.9)$,
th = Clock (max) + Reg h - Logic
= $(tiobp + tgrp4 + tptck(max)) + (tgh) - (tiobp + tgrp4 + t20ptxor)$
= $(\#22 + \#30 + \#46) + (\#41) + (\#22 + \#30 + \#37)$
3.5 ns = $(0.3 + 2.0 + 4.0) + (4.5) + (0.3 + 2.0 + 5.0)$
tco = Clock (max) + Reg co + Output
= $(tiobp + tgrp4 + tptck(max)) + (tgco) + (torp + tob)$
= $(\#22 + \#30 + \#46) + (\#42) + (\#47 + \#49)$
10.9 ns = $(0.3 + 2.0 + 4.0) + (2.3) + (1.0 + 1.3)$

Derivations of tsu, thand too from the Clock GLB1

1. Calculations are based upon timing specifications for the ispLSI 1048E-125.

Table 2-0042/1048E






Power Consumption

Power consumption in the ispLSI 1048E device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



CC can be estimated for the ispLSI 1048E using the following equation:

ICC = 20 + (# of PTs * 0.42) + (# of nets * Max. freq * 0.010)

Where:

of PTs = Number of Product Terms used in design

of nets = Number of Signals used in device

Max. freq = Highest Clock Frequency to the device

The I $_{CC}$ estimate is based on typical conditions (V $_{CC}$ = 5.0V, room temperature) and an assumption of 4 GLB loads on average exists. These values are for estimates only. Since the value of I $_{CC}$ is sensitive to operating conditions and the program in the device, the actual I $_{CC}$ should be verified.

0127B/1048E



Pin Description

NAME	PQFP / TQFP PIN NUMBERS	DESCRIPTION	
I/O 0 - I/O 5 I/O 6 - I/O 11 I/O 12 - I/O 17 I/O 18 - I/O 23 I/O 24 - I/O 29 I/O 30 - I/O 35 I/O 36 - I/O 41 I/O 42 - I/O 47 I/O 48 - I/O 53 I/O 54 - I/O 59 I/O 60 - I/O 65 I/O 72 - I/O 77 I/O 78 - I/O 83 I/O 84 - I/O 89 I/O 90 - I/O 95	21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13	Input/Output Pins - These are the general purpose I/O pins used by the logic array.	
GOE0, GOE1	64, 114	Global Output Enable input pins	
IN 2, IN 4 IN 6 - IN 11	47, 51 84, 110, 111, 115, 116, 14	Dedicated input pins to the device.	
İspEN	18	Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. When low, the MODE, SDI, SDO and SCLK controls become active.	
SDI/IN 0 ¹	20	Input This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the ISP state machine. When ispEN is high, it functions as a dedicated input pin.	
MODE/IN 1 ¹	46	Inputy- This pin performs two functions. When ispEN is logic low, it functions as pin to control the operation of the isp state machine. When ispEN is high, it functions as a dedicated input pin.	
SDO/IN 3 ¹	50	Output/Input - This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.	
SCLK/IN 5 ¹	78	Input - This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. When ispEN is high, it functions as a dedicated input pin.	
RESET	19	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.	
Y0	15	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.	
Y1	83	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.	
Y2	80	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.	
Y3	⁷ 79	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.	
GND	1, 17, 33, 49, 65, 81, 97, 112	Ground (GND)	
vcc	16, 48, 82, 113	V _{CC}	


^{1.} Pins have dual function capability.

Table 2 - 0002C-48E



Pin Configuration


ispLSI 1048E 128-Pin PQFP Pinout Diagram





Pin Configuration

ispLSI 1048E 128-Pin TQFP Pinout Diagram




0124-48/TQFP

Package Thermal Characteristics

For the ispLSI 1048E-125LT, it is strongly recommended that the actual lcc be verified to ensure that the maximum junction temperature (T_J) with power supplied is not exceeded. Depending on the specific logic design and clock speed, airflow may be required to satisfy the maximum

mum allowable junction temperature (T_J) specification. Please refer to the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM for additional information on calculating T_J.

Part Number Description



ispLSI 1048E Ordering Information

COMMERCIAL

FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	125	7.5 <i>(</i> {	ispLSI 1048E-125LQ	128-Pin PQFP
	125	7.5	ispLSI 1048E-125LT	128-Pin TQFP
	100	10	ispLSI 1048E-100LQ	128-Pin PQFP
	100	(10 ())	ispLSI 1048E-100LT	128-Pin TQFP
	90	<u>^ 10></u>	ispLSI 1048E-90LQ	128-Pin PQFP
	90	⊃ \ 10	ispLSI 1048E-90LT	128-Pin TQFP
	70	√) 15	ispLSI 1048E-70LQ	128-Pin PQFP
	70 🔍	15	ispLSI 1048E-70LT	128-Pin TQFP
	50	20	ispLSI 1048E-50LQ	128-Pin PQFP
	€50	20	ispLSI 1048E-50LT	128-Pin TQFP

Table 2-0041A/1048E

INDUSTRIAL

FAMILY	/fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	70	15	ispLSI 1048E-70LQI*	128-Pin PQFP
	50	20	ispLSI 1048E-50LQI*	128-Pin PQFP

^{*}Use 1048E-70 for new 1048E-50 designs.

Table 2-0041B/1048E